Part Number Hot Search : 
SY10H351 337M00 VTX1100 E170A ABM10 MAC210A6 TEA1014 0GK16
Product Description
Full Text Search
 

To Download RTC-7301SF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Real time clock module 4-bit REAL TIME CLOCK MODULE
RTC-7301SF/DG
Product number (please refer to page 2)
Q42 7 3 0 1 8 x 0 0 0 2 0 0 Q42 7 3 0 1 1 x 0 0 0 2 0 0
* Built-in crystal oscillator 32.768 kHz with frequency adjusted * Frequency selectable clock output (32.768 kHz to 1/30 Hz) * Built-in 30 second adjustment function, digital pace adjustment function (Max. adjustment: 192 x 10-6) * Built-in alarm and timer interrupt functions. * Built-in semiconductor temperature sensor (Voltage output: -7.8 mV / C, RTC-7301SF) * Operating voltage range:2.4 V to 5.5 V, time keeping voltage range: 1.6 V to 5.5 V * Low current consumption (0.6 A / 3 V Typ.) * High speed parallel interface compatible with SRAM
The details are mentioned in the application manual.
http://www.epsondevice.com
RTC-7301SF
RTC-7301DG
Actual size
Specifications (characteristics) Absolute Max. ratings
Item Supply voltage Input voltage Output voltage(1) Output voltage(2) Storage temperature Condition Symbol Min. Max. VDD to GND VDD -0.3 + 7.0 VIN Input terminal,D0 to D3 pins GND -0.3 VDD+ 0.3 VOUT1 GND -0.3 + 8.0 IRQ pin VOUT2 FOUT, D0-D3 pins, VTEMP pin GND -0.3 VDD+ 0.3 TSTG Stored as bare product after unpacking +125 -55
GND=0V Unit
Terminal connection RTC-7301SF
#24 #13
V
C
#1 #12
Operating conditions
Item Symbol VDD VCLK TOPR Condition
GND=0V
No. 1 2 3 4 5 6 7 8 9 10 11 12
Pin terminal CS0 FCON FOUT VTEMP (VDD) IRQ A0 A1 A2 A3 RD GND
No. 24 23 22 21 20 19 18 17 16 15 14 13
Pin terminal VDD (VDD) (VDD) (VDD) (VDD) (VDD) CS1 D0 D1 D2 D3 WR
Min.
2.4 1.6
Max.
5.5 5.5 + 85
Unit V V C
RTC-7301DG
#18
Power voltage Clock voltage
Operating temperature
#10
No condensation
- 40
Frequency characteristics
Item Frequency precision Symbol f/fo tSTA TOP f/V fa Condition Range 5 23 3 Max. +10/-120 2 5 Unit x 10 s x 10-6
-6
#1
#9
No. 1 2 3 4 5 6 7 8 9
Pin terminal
CS0 FOUT
IRQ A0 A1 A2 A3 RD GND
No. 18 17 16 15 14 13 12 11 10
Pin terminal VDD (VDD) (VDD) CS1 D0 D1 D2 D3 WR
Ta=+25 C, VDD= 3.0 V Ta=+25 C, VDD= 2.4 V Ta=-10 C to +70 C, VDD= 3.0 V Ta=+25 C, VDD= 1.6 V to 5.5V Ta=+25 C, VDD= 3.0 V
Oscillation start-up time
Frequency temperature characteristics Frequency voltage characteristics Aging
(VDD) and VDD are to have the same level of voltage. Do not connect it to any external terminals.
External dimensions
RTC-7301SF(SSOP 24-pin)
10.5 Max.
(Unit: mm)
x 10 /V
-6
x 10-6/year
Please ask tighter tolerance
DC characteristics
Item
GND=0 V,VDD=1.6 V to 5.5 V,Ta= - 40 C to + 85 C
8.1 Max. 2.0 Max. 0 Min.
Symbol
Condition
Min. Typ. Max. Unit -- -- 1.0 0.6 2.0 1.0 A A
Current consumption (When non-accessed) FOUT =Output OFF VTEMP =Output OFF
CS0,RD,WR=VDD IDD1 VDD= 5 V A0-A3,CS1=GND D0-D3,IRQ=Hi-z FOUT=Hi-z(OFF) IDD2 VDD= 3 V
R7301 E 123 4A
VTEMP=Hi-z(OFF)
Note)There is no VTEMP pin on the RTC-7301DG so
standards for the VTEMP pin within the conditions described above do not apply.
0.8 0.36
5.4
0.5 0.15
0 to 10
Temperature sensor characteristics
Item Temperature output voltage Output precision Temperature sensitivity Linearity Temperature detection range Output resistance Load condition Symbol VTEMP
TACR VSE NL TSOP R0 CL RL tRSP Condition
GND=0 V,Ta= - 40 C to + 85 C
Min. Typ. Max. Unit
Metal may be exposed on the top or bottom of this product. This won't affect any quality, reliability or electrical spec.
91
Response time
Ta= +25 C, GND based output voltage V 1.470 VTEMP pins, VDD=2.7 V to 5.5 V Ta= +25 C, VDD=2.7 V to 5.5 V 5.0 C -40 C Ta +85 C, -7.3 -7.8 -8.3 mV/C VDD=2.7 V to 5.5 V -40 C Ta +85 C, VDD=2.7 V to 5.5 V 2.0 % NL 2.0 %, VDD=2.7 V to 5.5 V -40 +85 C Ta= +25 C, VTEMP pins, VDD=2.7 V to 1.0 3.0 k 5.5 V GND standard and VDD standard VDD=2.7 V to 5.5 V 100 pF VDD=2.7 V to 5.5 V 500 k 200 s VDD=3.3 V CL=50 pF, RL= 500 k, Max. 1 C
RTC-7301DG(DIP 18-pin)
23.1 Max.
RTC7301 E 123 4A
7.62 0.2 Min. 0.25 90 to 105 2.54 0.46 2.54 Min.
Note)There is no temperature sensor function on the RTC-7301DG.
4.2
6.3
Real time clock module
Register table Bank0 Clock and calendar registers Bank1 Alarms and FOUT registers Bank2 Digital offset and timer registers
Address Address Address bit 3 bit 2 bit 1 bit 3 bit 0 bit 3 bit 2 bit 1 Register
1 second digit 10 second digit 1 minute digit 10 minute digit 1hour digit 10 hour digit Day digit 1 day digit 10 day digit 1 month digit 10 month digit 1 year digit 10 year digit 100 year digit 1000 year digit
bit 0
Register
1 second digit 10 second digit 1 minute digit 10 minute digit 1hour digit 10 hour digit Day digit 1 day digit 10 day digit -- --
Registers
0 1 2 3 4 5 6 7 8 9 A B C D E F
8 FOS 8 o 8 o o 8 o 8 o 8 80 800
4 40 4 40 4 o 4 4 o 4 o 4 40 400
2 20 2 20 2 20 2 2 20 2 o 2 20 200
1 10 1 10 1 10 1 1 10 1 10 1 10 100
0 1 2 3 4 5 6 7 8 9 A B C D E F
8 AE 8 AE 8 AE AE 8 AE * *
4 40 4 40 4 * 4 4 * * *
2 20 2 20 2 20 2 2 20 * * * FD1 FD4 AF
1 10 1 10 1 10 1 1 10 * * * FD0 FD3 AIE
0 1 2 3 4 5 6 7 8 9 A B C D E F
Digital offset -- -- Timer counter preset value Timer counter data Timer settings -- -- -- -- -- Timer control Control register
DT3
DT2
bit 2
DT1 DT5 o o 2 32 2 32 TD1 o o o o o TF
bit 1
Max. -- 85 85 45 -- 30 -- 30 -- -- -- -- -- -- -- -- -- 60
DT0 DT4 o o 1 16 1 16 TD0 o o o o o TIE
DT_ON DT6
o o 8 128 8 128 TE o o o o o o o 4 64 4 64 TI/TP o o o o o
CS1 Controller CTEMP CDT_ON
FOUT divider ratio setting register FOUT divider ratio setting register
Alarm control
o FE
FD2 o
TEST TEMP 2000 1000
TEST TEMP
TEST TEMP
Control registers Bank Sel 1 Bank Sel 0 STOP BUSY/ADJ
Control register Bank Sel 1 Bank Sel 0 STOP BUSY/ADJ
Bank Sel 1 Bank Sel 0 STOP BUSY/ADJ
Reading data
tRC
A0 to A3
AC characteristics
*GND=0 V, Ta= -40 C to + 85 C *Input conditions: VI= 0.5 x VDD, VO= 0.5 x VDD *Output load: CL= 100 pF (tACC,tACS,tARD) tOH
tACC tACS
CS0
Item Read cycle time Address access time CE access time RD access time CE output set time CE output floating RD output set time RD output floating Output hold time Write cycle time Chip select time Address valid end of write Address setup time Address hold time Write pulse width Input data set time Input data hold time FOUT output frequency duty
VDD=2.4 to 3.6 V VDD=4.5 to 5.5 V Symbol Condition
tRC tACC tACS tARD tCLZ tCHZ tOLZ tOHZ tOH tWC tCW tAW tAS tWR tWP tDW tDH DUTY
tCLZ
CS1
tCHZ
tACS tCLZ tARD
tCHZ
RD
tOLZ
D0 to D3
tOHZ
Writing data (CS Control)
tWC
A0 to A3
tAW tCW
CS0
tWR
tAS
CS1
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
Min. 150 -- -- -- 5 -- 5 -- 10 150 140 140 0 0 130 80 0 40
Max. -- 150 150 100 -- 60 -- 60 -- -- -- -- -- -- -- -- -- 60
Min. 85 -- -- -- 3 -- 3 -- 5 85 70 70 0 0 65 35 0 40
Unit
ns ns ns ns ns
ns ns ns ns ns ns ns ns ns ns ns ns %
WR
Block diagram
tDW tDH
32.768 kHz OSC VTEMP FOUT FCON*2
7301SF *1
FOUT= 32.768 kHz
Control line Degital Trimming REGISTER
D0 to D3
DIVIDER
Writing data (WR Control)
twC
A0 to A3
Temperature Sensor *1 FOUT CONTROLLER
CLOCK and CALENDAR TIMER REGISTER
7301DG
tAW
CS0
tWR
IRQ
INTERRUPTS CONTROLLER
tAS
CS1
A0 to A3 D0 to D3 WR RD
ALARM REGISTER BUS INTERFACE CIRCUIT
tWP
WR
CS0 CS1
CONTROL REGISTER and SYSTEM CONTROLLER
tDW
D0 to D3
tDH
*This is a block diagram for RTC-7301SF. Be aware that RTC-7301DG differs according to the following 2 points. *1)The VTEMP output is not connected to an external pin. *2)The FCON input pin is not connected to an external pin, but is fixed at "H" internally.
bit 0
92


▲Up To Search▲   

 
Price & Availability of RTC-7301SF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X